

*97*

*79 82*

155. The memory system according to any one of claims 141-144, wherein the cells of the array are individually programmable into exactly two states in order to store exactly one bit of data per cell.

*90*

*89*

156. The memory system according to claim 151, wherein the cells of the array are individually programmable into exactly two states in order to store exactly one bit of data per cell.

*95*

*93*

157. The memory system according to claim 153, wherein the cells of the array are individually programmable into exactly two states in order to store exactly one bit of data per cell.

*98*

*79 82*

158. The memory system according to any one of claims 141-144, wherein the cells of the array are individually programmable into more than two states in order to store more than one bit of data per cell.

*91*

*89*

159. The memory system according to claim 151, wherein the cells of the array are individually programmable into more than two states in order to store more than one bit of data per cell.

*96*

*93*

160. The memory system according to claim 153, wherein the cells of the array are individually programmable into more than two states in order to store more than one bit of data per cell.--

## REMARKS

By this voluntary amendment to the above-referenced Continued Prosecution Application (CPA), being filed shortly after the CPA filing on March 2, 1999, some editorial amendments are being made to allowed independent claims 63 and 82, and to some of their dependent claims. Allowed independent claims 115 and 124, corresponding respectively to claims 1 and 10 of parent patent no. 5,602,987 (the '987 patent), are being amended to remove the last paragraph reciting multi-state operation and including that paragraph instead in new dependent claims. Claims 115 and 124 are now more similar to their corresponding '987 patent claims 1 and 10, a primary difference being a "mass memory storage block" specified as the unit of address with the host

processor, rather than the "magnetic disk sector" originally stated. The "mass memory storage block" address designation was previously used in independent claims 23 and 35 of the '987 patent and allowed independent claims 63 and 82 of the present application.

Of the new claims 131-160 being added by this amendment, only claim 141 is in independent form. Claim 141 is structured in a way similar to allowed claim 82 but is of different scope. Its new dependent claims include counterparts to the claims dependent upon allowed claim 82.


A "Memorandum and Order," dated March 4, 1999, in the previously mentioned SanDisk Corporation vs. Lexar Media, Inc. lawsuit, in the United States District Court for the Northern District of California, is being filed herewith. This Memorandum and Order provides a construction of the claims of the parent '987 patent, pursuant to a Markman hearing in that case. Many of the terms interpreted by the Court in that lawsuit are also used in the claims of the present application.

A further Supplemental Information Disclosure Statement is also being filed herewith in order to make of record remaining ones of the references cited against the '987 patent by Lexar Media, Inc. on January 26, 1999, in the above-referenced lawsuit, that we have been able to obtain.

A prompt and favorable examination of the present CPA application are solicited.

Dated: March 25, 1999

Respectfully submitted,

  
\_\_\_\_\_  
Gerald P. Parsons, Reg. No. 24,486  
MAJESTIC, PARSONS, SIEBERT & HSUE P.C.  
Four Embarcadero Center, Suite 1100  
San Francisco, California 94111-4106  
Telephone: (415) 248-5500  
Facsimile: (415) 362-5418

Atty. Docket: HARI.006USF